It has been reported that the mobility (µeff) in MISFETs with high-k gate dielectrics is lower than that in the conventional MOSFETs [1, 2] . We investigated the influence of carrier velocity related parameters (CVRP) on propagation delay time (τpd) of CMIS inverters. It is shown that τpd is strongly affected by shapes of mobility curves. This is explained by the fact that τpd is strongly affected by µeff in the high effective field (Eeff) region, around VG = VDD, and that µeff in the low Eeff region, around VG = VTH, and saturation velocity (VSAT) have a relatively small influence on τpd. These observations are then explained based on physical considerations.
Introduction
The trend toward miniaturization has resulted in gate dielectrics being thinned, and it is estimated that they will soon be 1 nm for 35-nm MOSFETs [3] . In order to avoid the drastic leakage current increase that is inherent in SiO2 gate dielectrics, high-k materials for gate dielectrics are being intensively investigated [4] . It has been reported that µeff in MISFETs with high-k gate dielectrics is lower than that in the conventional MOSFETs [1, 2] . However, the Eeff region, in which the influence of µeff on τpd is the maximum, and the importance of the influence of VSAT are not obvious. We therefore investigated the influences of these parameters on τpd using an in-house circuit simulator with a simplified transistor model and quantified each influence.
Model in Simulation
We used a transistor model based on the gradual channel approximation, taking the source/drain resistances into consideration. The effects of drain induced barrier lowering (DIBL), channel length modulation (CLM) [5] [6] [7] , and velocity overshoot were also taken into consideration. Figure 1 shows the ID-VD characteristics of 50-nm gate length n-and p-MOSFETs with 1.3-nm-thick SiO2 gate dielectrics. These characteristics agree well with those reported by Y.W.Kim et al [8] . Load capacitance was modeled by the sum of the junction capacitance at the bottom of the source/drain and the capacitances between the gate electrode and channel region and the source/drain, in which the Miller effect was considered. From the time dependences of the output voltages of CMIS inverters in a 7-stage ring oscillator (Fig.  2) , τpd was calculated to be 2.36 ps. Here, the universal curve (UC) [9] was used for the mobility. This τpd is used as a reference value (τpd0). The design parameters for MISFETs in this and the following simulations are summarized in Table I . The influence of Eeff on µeff was modeled by the equation
where µ0 and θ were determined by fitting. Scattering by impurities in the substrate were not taken into consideration. The impurity profile in the channel region was uniform, and its concentration (Nwell) was chosen so that short channel effects were sufficiently suppressed. Virtually, super steep retrograde profiles were assumed. An influence of neglecting scattering by impurities in substrates is quite small, as it will be shown in the section 4. VSAT values were set 8x10 [10, 11] ,
6 and 6x10 6 cm/s for electrons and holes (V ), respectively SAT0 3. Simulations for High-k Gate Dielectric MISFETs [7] .
The mobility curves in the literature can be broadly classified into 2 groups (Fig. 3) . Those in the first group are approximately equivalent to UC multiplied by a number less than 1 (type A), examples of which include the curves for ZrO2/Si systems [1] . Those in the other group are almost independent of Eeff (type B), examples of which include the curves for in Al2O3/Si systems [2] . As for the other parameters, the values mentioned above were used. The results of a MISFET of LG = 35 nm are summarized in Table II , which shows that τpd increases whenever µeff is degraded in the case of type A. In contrast, in the case of type B, τpd decreases for ∆µ(VTH) = -30% or lower (not shown) in spite of the decrease in µ(VTH). This fact shows that τpd decreases when the amount of the decrease in µ(VTH) and the increase in µ(VDD) is comparable. τpd increases for ∆µ(VTH) = -40%, however the amount of increase is quite small although the decrease in µ(VTH) is larger than the increase in µ(V ). The µeff values at VG = VTH (µ(VTH)) and VDD (µ(VDD)) were changed to 0.7 or 1.5 times of the UC value and µeff(Eeff) curves were generated tuning µ0 and θ in (1) (Fig. 4) . VSAT was also changed to 0.7 or 1.5 times the reference value. In each simulation, only one of these 3 parameters was changed. Figure 5 shows the LG dependence of the change in τpd induced by the changes of CVRP. It can be seen that the influence of µ(VDD) is the largest and that those of µ(VTH) and VSAT are small. This is the reason for a decrease in τpd in the case of type B in spite of decrease in µ(VTH). It can also be seen that as LG decreases, the influence of µ(VDD) decreases while those of VSAT and µ(VTH) increase. Simulations changing other design parameters, such as Xj, Loverlap, RS/D, TG-ins, and VDD, were also carried out and qualitatively equivalent results were obtained. In order to study the effects of velocity overshoot, VSAT was increased in the calculations of τpd0. The dependence of decrement in τpd for an inverter with LG = 35 nm on VSAT in τpd0 calculation are shown in Fig. 6 , which is induced by increasing CVRP to 1.5 times those in τpd0 calculations. It can be seen that the influences of µ(VTH) and VSAT are small for all the VSAT values studied and that the influence of µ(VDD) is further increased by the velocity overshoot. However, the effect of velocity overshoot is not large. 5. Discussion Figure 7 shows the current trajectory of an n-MISFET in the ring oscillator. It can be seen that only a small portion of the trajectory passes through the region where both VG and VD are low. Hence the influence of µ(VTH) on τpd is small. It can also be seen that a large portion of the trajectory passes through the region where the device operates in a saturation region. Hence, the influence of VSAT appears to be the largest. However, this is not correct. When µeff is increased, the electric field strength, at which carrier velocity is equal to VSAT (ESAT), decreases. Hence, the drain saturation voltage (VD,SAT) also decreases. This means that the increment of ID due to CLM (∆ICLM) increases, i.e., ID increases significantly ( Fig. 8(a) ). When VSAT is increased, ESAT and VD,SAT increase. This means that ∆ICLM decreases, i.e., ID increases only slightly (Fig. 8(b) ). Hence, the influence of µeff on ID is large while that of VSAT is small, i.e., the influence of VSAT on τpd is small compared with that of µ(V ).
DD
Next, the physical reasons for the LG dependences of the influences are considered. As LG decreases, the parallel electric field in the channel region increases. This means that the carrier velocity approaches VSAT. Hence, the influence of VSAT increases and that of µeff decreases. The influence of µ(VTH) increases slightly in the short LG region due to DIBL, because the phenomenon reduces Eeff. Hence, the degradation of µeff in low Eeff region should also be suppressed. 6. Summary and Conclusion Our study showed that the influence of mobility in the high effective field region on τpd is quite large. Therefore, improvement of the quality of the interface between high-k gate dielectrics and the substrate is indispensable and an increase in carrier mobility, especially in high effective field region, is also essential. As µ eff is increased.
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